



**AVIT**  
AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY



VINAYAKA MISSION'S  
RESEARCH FOUNDATION  
(Deemed to be University under section 3 of the UGC Act 1956)



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING**

**Event Report – Faculty Enrichment Program on “VLSI flow for Design and Manufacturing”**  
**08.08.2022**

<b>Name of the Event</b>	Faculty Enrichment Program on “VLSI flow for Design and Manufacturing”
<b>Date &amp; Time</b>	08.08.2022&09.30AM (IST)
<b>Guest Speaker</b>	Mr.Vijayan, Manager-Physical Design Mr.Arun, Manager-Design & Verification Chipware Technologies Pvt.Ltd.
<b>Total Participants</b>	26
<b>Organised By</b>	AVIT Centre for Continuing Education (ACCE) & Department of Electronics and Communication Engineering, Aarupadai Veedu Institute of Technology.
<b>Mode</b>	Offline



**AVIT**  
AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY



**VINAYAKA MISSION'S  
RESEARCH FOUNDATION**  
(Deemed to be University under section 3 of the UGC Act 1956)



Accredited by NAAC



Approved by AICTE

AVIT Centre for Continuing Education (ACCE) & Department of Electronics and Communication Engineering, Aarupadai Veedu Institute of Technology organized Faculty Enrichment Program on “VLSI flow for Design and Manufacturing” on 08<sup>th</sup> August 2022 at 9.30 a.m in Digital classroom 02.



**VINAYAKA MISSION'S  
RESEARCH FOUNDATION**  
(Deemed to be University under section 3 of the UGC Act 1956)



**AARUPADAI VEEDU  
INSTITUTE OF TECHNOLOGY**



AVIT Centre for Continuing Education (ACCE) &  
Department of Electronics and Communication Engineering

Cordially invites you all for the Faculty Enrichment Program on

## VLSI Flow for Design and Manufacturing



08<sup>th</sup> Aug 2022



09.30 a.m.



Venue : Digital Class Room

### Resource Persons

**Mr. Vijayan**  
Manager-Physical Design  
Chipware Technologies Pvt. Ltd.,  
Bangalore

**Mr. Arjun**  
Manager-Design & Verification  
Chipware Technologies Pvt. Ltd.,  
Bangalore

### In the presence of

**Dr. G. Selvakumar**  
Principal, AVIT

**Dr. Manivannan,**  
Director, Industry-Academia Relations, VMRF

Dr. S.P. Sangeetha, Vice Principal (Academics), Coordinator, ACCE, AVIT

Dr. L.K. Hema, Professor & HOD, ECE, Co-coordinator, ACCE, AVIT

Event Coordinators: Mrs. R. Mohana Priya, Asso.Prof., ECE  
Mrs. V. Vanitha, Asst. Prof., Gr. II, ECE



'A' Grade



**AVIT**  
AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY



VINAYAKA MISSION'S  
RESEARCH FOUNDATION  
(Deemed to be University under section 3 of the UGC Act 1956)



Accredited by NAAC



Approved by AICTE

Event started at 09.30 am. Dr. L. K. Hema, Professor & Head, ECE & BME, Aarupadai Veedu Institute of Technology, delivered the welcome address and welcomed the gathering. She has mentioned about the Open roads software, a tool used in VLSI design flow and this is to be discussed and demonstrated by the resource persons during their discussion.

Dr. G.Selvakumar, Principal has delivered the Precedential address, he has enlightened the gathering with the importance of VLSI. He also addressed the gathering the need and importance of this faculty enrichment program.

Dr. D. VijendraBabu, Vice Principal (Part Time Studies), Professor, ECE has delivered the felicitation address. He has explained the scope and research opportunities in the VLSI design. He has facilitated the gatherings with his encouraging words.

Dr. Manivannan, Director, Industry-Academic Relations, VMRF has delivered the special address and he highlighted the importance of industry academia collaborations in VLSI and chip manufacturing.

Then, Speaker Mr.Vijayan, Manager-Physical Design has covered the overall gist of the subject physical design in VLSI. He elaborately explained about VLSI Physical Design Flow which is a cardinal process of converting synthesized net list, design curtailment and standard library to a layout as per the design using Openroads software.

Then, Speaker Mr.Arjun, Manager- Design and Verification has covered about the design and validation process. A manufacturing step that ensures that the physical device, manufactured from the synthesized design, has no manufacturing defects was explained in detail by the speaker.

Total 26 members were participated in the event. 21 Faculty participants and 05 Research Scholars from Aarupadai Veedu Institute of Technology and VMKV engg. college Salem were participated in the event.

Mrs.R.Mohana Priya, Associate Professor & Mrs. V. Vanitha, Assistant Professor (Gr-II), ECE has co-ordinated the event.

Mrs. R. Mohana Priya, Associate Professor ECE delivered the vote of thanks for the day.



**AVIT**  
AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY



**VINAYAKA MISSION'S  
RESEARCH FOUNDATION**  
(Deemed to be University under section 3 of the UGC Act 1956)




Accredited by NAAC



Approved by AICTE




GPS Map Camera




Pattipulam, Tamil Nadu, India  
M54H+HM8, Pattipulam, Tamil Nadu 603104, India  
Lat 12.656915°  
Long 80.179359°  
08/08/22 09:53 AM



GPS Map Camera



Pattipulam, Tamil Nadu, India  
M54H+HM8, Pattipulam, Tamil Nadu 603104, India  
Lat 12.656915°  
Long 80.179359°  
08/08/22 09:55 AM



Pattipulam, Tamil Nadu, India  
M54H+HM8, Pattipulam, Tamil Nadu 603104, India  
Lat 12.656905°  
Long 80.179374°  
08/08/22 10:03 AM

### LIST OF PARTICIAPNTS

SL.NO	NAME OF THE STAFF	DEPARTMENT
1	Dr.D.Vijendra Babu	ECE
2	Dr.L.K.Hema	ECE
3	Mrs.R.Mohana Priya	ECE
4	Mr.R.Karthikeyan	ECE
5	Mr.J Vijay	ECE
6	Mr.Rajat Kumar Dwebedi	ECE
7	Mrs.V.Vanitha	ECE
8	Mr.S.Regilan	ECE
9	Ms.Jyoti	ECE
10	Mrs.Amudha	ECE



**AVIT**  
AARUPADAI VEEDU INSTITUTE OF TECHNOLOGY



VINAYAKA MISSION'S  
RESEARCH FOUNDATION  
(Deemed to be University under section 3 of the UGC Act 1956)



Accredited by NAAC



Approved by AICTE

11	Mr.V.Prabhakaran	BME
12	Ms.B.Lakshmi Shree	BME
13	Ms.B.Sandhiya	BME
14	Dr.Prasad	BME
15	Dr.K.Boopathy	EEE
16	Dr.Parvathi Sangeetha	EEE
17	Mrs.Kavitha Kumari	EEE
18	Mrs.Poornima	EEE
19	Mrs.R.Saranya	EEE
20	Mr.S.Muthuselvan	CSE
21	Mr.S.Rajaprakash	CSE
22	Mr.Leelavathy	CSE
23	Mrs.Shobana	CSE
24	Mr.Karthik	CSE
25	Mr.M.P.Varghese	ECE
26	Mr.Chadra Sekara Kumar	ECE